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Samarium scandate thin films deposited on ͑100͒ Si have been investigated structurally and electrically. Rutherford backscattering spectrometry and transmission electron microscopy results show that the films are stoichiometric, amorphous, and smooth. X-ray diffraction analysis indicates that SmScO 3 starts to crystallize at 900°C. Capacitance and leakage current measurements reveal C-V curves with negligible hysteresis, a dielectric constant around 29 for 6 nm thick films, low leakage current densities in the range of 10 −7 A / cm 2 , an effective oxide charge density of ϳ5 ϫ 10 11 ͑cm −2 ͒, and an interface trap density of 4.5ϫ 10 11 ͑eV cm 2 ͒ −1 . © 2008 American Institute of Physics. ͓DOI: 10.1063/1.2968660͔
The dielectric SiO 2 has been the key to the tremendous improvements in Si-based metal-oxide-semiconductor ͑MOS͒ device performance over the past four decades. It has, however, reached its limit in terms of scaling since it exhibits a leakage current density higher than 1 A / cm 2 and does not retain its intrinsic physical properties at thicknesses below 1.5 nm.
1,2 In order to overcome these problems and keep Moore's law ongoing, the use of higher dielectric constant ͑͒ gate oxides has been suggested. These high-materials must satisfy numerous requirements including high , large band gap and band offsets, low leakage current density, low interface trap density, high breakdown strength, acceptable reliability, and additionally thermal stability in contact with silicon. Recently, Intel reported the first 45 nm microprocessors using a hafnium-based gate oxide together with an appropriate metal gate material. The transistors in these microprocessors exhibit an order of magnitude lower gate leakage than transistors with an SiO 2 gate dielectric. 3 Tomida et al. observed that Hf ͑1−x͒ Si x O 2 shows different values depending on the crystallization phase. 4 They observed that amorphous Hf ͑1−x͒ Si x O 2 shows a value around 20; however, for monoclinic phase, the value is 15 and as they increased the temperature and changed the crystallization phase from monoclinic to tetragonal the value increased to 27. Moreover, Böscke et al. 5 and Migita et al. 6 obtained a of 36 and an even higher value for tetragonal and cubic HfO 2 , respectively. However the of amorphous hafniumbased oxides varies between 10 and 20. 7, 8 In contrast, rare earth ͑RE͒ scandates ͑REScO 3 , RE=Gd, Dy, La͒ show higher and, therefore, have attracted significant attention for high-applications. [9] [10] [11] [12] [13] The amorphous RE scandates have between 20 and 30 and the crystalline phases have over 30. 12 Christen et al. observed band gaps higher than 5.5 eV for these REScO 3 oxides and varying crystallization temperatures depending on the RE atomic number and the Goldschmidt tolerance factor. 12 According to their results, the crystallization temperature of SmScO 3 ͑750°C͒ lies intermediate between those of LaScO 3 ͑650°C͒ and GdScO 3 ͑800°C͒, however, among them it has the highest when crystallized. So far there are no experimental results about the application of amorphous SmScO 3 as a gate dielectric. The aim of this paper is therefore to establish the properties of amorphous SmScO 3 thin films concerning the abovementioned requirements for high-materials.
SmScO 3 films with thicknesses ranging from 6 to 62 nm were deposited by pulsed-laser deposition ͑PLD͒ using a stoichiometric ceramic target. RCA cleaned p-type ͑100͒ Si wafers were used as substrates. Prior to film deposition the wafers were heated to 400°C and the deposition was carried out in 2 ϫ 10 −3 mbar O 2 with a fluence of 2.5 J / cm 2 and a pulse rate of 10 Hz from a 248 nm ͑KrF͒ excimer laser. After the deposition, the structure, stoichiometry, and thermal stability of the films were investigated using Rutherford backscattering spectrometry ͑RBS͒, transmission electron microscopy ͑TEM͒, and x-ray diffraction ͑XRD͒.
For electrical characterization, MOS capacitors were fabricated. 70 nm thick Pt top contacts were deposited by electron beam evaporation through a shadow mask with areas between 2 ϫ 10 −4 and 11.5ϫ 10 −4 cm 2 . An Ohmic backside contact was realized by depositing 120 nm Al. Finally, the samples were annealed in forming gas ͑90% N 2 +10% H 2 ͒ for 13 min at 450°C to improve their electrical properties.
High frequency C-V measurements were carried out using an impedance analyzer ͑HP 4192A͒ at 100 kHz. The work function of the metal gate and the effective charge density in the oxide were obtained from the high frequency C-V results. The density of the interface trap states ͑D it ͒ was calculated using Terman's method.
14 Finally, leakage current measurements were performed using a semiconductor parameter analyzer ͑HP 4155B͒.
The stoichiometry and thickness of the films were determined by RBS. Simulation of the RBS data using the rump program 15 reveals that the films have the desired stoichiometry with a ratio of Sm: Sc:O=1:1:3.
A cross-sectional TEM image of a 49 nm thick SmScO 3 film on Si ͑100͒ ͑Fig. 1͒ shows an amorphous and smooth film on Si. The figure also indicates the existence of an interfacial layer between the silicon and the high-dielectric with a thickness of 2.5 nm. The growth of the interfacial layer is probably related to the oxidation of the silicon surface during PLD growth.
In order to study the thermal stability of the SmScO 3 grown at 400°C, rapid thermal annealing in ultrapure N 2 was performed at atmospheric pressure and different temperatures ranging from 700 to 1100°C for 10 s. Figure 2 shows the XRD patterns of a 22 nm thick SmScO 3 film for different annealing temperatures. It is apparent that the asdeposited film is amorphous, in agreement with the TEM results. The film remains amorphous up to 800°C and the crystallization of the orthorhombic SmScO 3 phase starts at 900°C, as indicated by the arrows identifying SmScO 3 reflections. The value for the onset of crystallization is higher than that for HfO 2 ͑Ref. 16͒ and comparable to Hf silicates. 17 It is, however, lower than for DyScO 3 and GdScO 3 .
10 Figure 3 shows the capacitance normalized to the gate area versus gate voltage for SmScO 3 films with different thicknesses. The C-V curves are smooth and free of humps. Double sweep measurements from inversion to accumulation and back were carried out at a frequency of 100 kHz with a 3 s hold time for each measuring point. Negligible counter clockwise hysteresis indicates that these samples contain a low density of positive trap charges, Q ot , in the range of ϳ10 10 cm −2 , as estimated from the simple formula, Q ot = ͑C ox / q͒⌬V FB , 18 where C ox is the accumulation capacitance normalized to the gate area, q is the electron charge, and ⌬V FB is the voltage shift from the reverse bias measurement to the forward one.
Using the curves shown in Fig. 3 , the capacitance equivalent thickness ͑CET͒ was extracted from the capacitance in the accumulation region C acc as CET = A o SiO 2 / C acc , where A is the gate area, o is the permittivity of vacuum and SiO 2 the dielectric constant of SiO 2 . Figure 4 shows a plot of the CET versus oxide thickness t ox . From the slope of the linear fit, it is possible to extract the dielectric constant of the films disregarding the contribution of the interfacial layer. The thus obtained for amorphous SmScO 3 is ϳ29. The intercept of the line with the CET axis represents the electrical thickness of the lower-interfacial layer, which is found to be 2.5 nm. This value is in agreement with the physical interfacial layer thickness observed by TEM indicating that this layer has a comparable to SiO 2 and thus likely is SiO 2 .
The flatband voltage ͑V FB ͒ of the samples has been extracted from the comparison between the ideal C-V curves and experimental ones obtained from the capacitors exposed to forming gas annealing at 450°C. The sample with a 6 nm thick SmScO 3 oxide layer has a −0.1 V flatband shift and as the thickness of the oxide layer increases the flatband voltage shifts to more negative voltages. In order to evaluate the effective oxide charge density ͑N eff ͒ and the effective work function of the Pt metal gate ͑⌽ m,eff ͒, V FB + ⌽ s versus CET was plotted in Fig. 5 , where ⌽ s is the work function of the silicon. V FB can be expressed as
where N eff does not change with the oxide layer thickness. From the intercept of the V FB + ⌽ s axis, ⌽ m,eff was found to be 4.84 eV. This value satisfies the work function requirement for a p-type MOS field-effect transistor. From the slope of the curve N eff was evaluated to be 5 ϫ 10 11 cm −2 . Such a low charge density indicates a low concentration of defects in the oxide layer.
Another important issue for MOS capacitors is the quality of the high / Si interface. To evaluate the quality of the Si/ SmScO 3 interface after forming gas annealing, D it levels were calculated using Terman's method. The values are ϳ4.5ϫ 10 11 ͑eV cm 2 ͒ −1 and do not show a clear dependence on the oxide thickness, as expected. Finally, the leakage current density of the samples was measured. For the sample with a 6 nm thick SmScO 3 it is in the range of 10 −7 A / cm 2 and, for thicker films, it is even below the detection limit of the measurement system for the contact size used. We have investigated the thermal stability and electrical properties of SmScO 3 thin films and their interface to Si ͑100͒. The films remain amorphous on Si up to 800°C and start to crystallize at 900°C. The results indicate low oxide charge and interface trap charge densities in the range of 5 ϫ 10 11 cm −2 and 4.5ϫ 10 11 ͑eV cm 2 ͒ −1 , respectively. Very smooth C-V curves with negligible hysteresis were recorded and a value of ϳ29 was extracted from the electrical measurements. The films reveal low leakage current densities in the range of 10 −7 A / cm 2 for 6 nm thick film. It can be concluded that amorphous SmScO 3 shows promising properties as an alternative high-gate dielectric, which might allow it to be used in future integrated circuits.
